

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6: H01L 29/24, 29/06, 21/329		A2	(11) International Publication Number: WO 98/02924
			(43) International Publication Date: 22 January 1998 (22.01.98)
(21) International Application Number: PCT/SE97/01157		(81) Designated States: JP, US, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(22) International Filing Date: 27 June 1997 (27.06.97)		Published <i>Without international search report and to be republished upon receipt of that report.</i>	
(30) Priority Data: 08/683,059 16 July 1996 (16.07.96) US			
(71) Applicant (for all designated States except US): ABB RESEARCH LTD. [CH/SE]; Asea Brown Boveri AB, Patent, S-721 78 Västerås (SE).			
(72) Inventors; and			
(75) Inventors/Applicants (for US only): BAKOWSKI, Mietek [SE/SE]; Fågelbergsvägen 8, S-730 50 Skultuna (SE). GUSTAFSSON, Ulf [SE/SE]; Ekholmsvägen 84 A, S-589 25 Linköping (SE). ROTTNER, Kurt [DE/SE]; Langelands-gatan 12, S-164 43 Kista (SE). SAVAGE, Susan [GB/SE]; Vallmovägen 9, S-176 74 Järfälla (SE).			
(74) Agent: LUNDBLAD VANNESJÖ, Katarina; Asea Brown Boveri AB, Patent, S-721 78 Västerås (SE).			

(54) Title: SiC SEMICONDUCTOR DEVICE COMPRISING A pn JUNCTION WITH A VOLTAGE ABSORBING EDGE



(57) Abstract

A semiconductor component and a method for processing said component, which comprises a pn junction, where both the p-conducting (3) and the n-conducting layers (2) of the pn junction constitute doped silicon carbide layers and where the edge of the higher doped conducting layer of the pn junction exhibits a charge profile with a stepwise or uniformly decreasing total charge or effective surface charge density from the initial value at the main pn junction to a zero or almost zero total charge or charge density at the outermost edge of the junction following a radial direction from the central part of the junction towards the outermost edge.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

SiC semiconductor device comprising a pn junction with a voltage absorbing edge

5

TECHNICAL FIELD

The invention is related to a semiconductor component with silicon carbide as base material, where the component comprises at least one pn junction and where a risk of voltage breakdown due to a strong electric field at the edge of the junction is reduced as the pn junction contains an edge termination with a decreasing charge content in the direction away from the symmetry axis of the component and situated preferably on a highly doped side of the pn junction.

BACKGROUND ART

20

Semiconductor components based on silicon carbide as base material are continuously developed to be used in connection with high temperatures, high power applications and under high radiation conditions. Under such circumstances conventional semiconductors do not work satisfactorily. Evaluations indicate that SiC semiconductors of power MOSFET-type and diode rectifiers based on SiC would be able to operate over a greater voltage and temperature interval, e.g. up to 650 - 800 °C, and show better switching properties such as lower losses and higher working frequencies and nevertheless have a volume 20 times smaller than corresponding silicon components. These possible improvements are based on the favourable material properties that silicon carbide possesses in relation to silicon, such e.g. a higher breakdown field (up to 10 times higher than silicon), a higher thermal conductivity (more than 3 times higher than silicon) and a higher energy band gap (2.9 eV for 6H-SiC, one of the crystal structures of SiC).

As SiC semiconductor technology is relatively young and in many aspects immature, there are many critical manufacturing problems that are to be solved until SiC semiconductor

5 devices may be realized experimentally and manufacturing in a large number may become a reality. This is especially true of components intended for use in high-power and high-voltage applications.

10 One of the difficulties to overcome when manufacturing high voltage diodes or other types of semiconductor components comprising a voltage absorbing pn junction is to produce a proper junction termination at the edge of the junction. The electric field at the periphery of the junction is normally

15 enhanced compared to the electric field in the bulk of the junction. This field increase at the periphery of the junction may be further reinforced in the presence of surface charge.

20 A high electric field at the edge of the pn junction implies a great risk of voltage breakdown or flash-over at the edge of the junction as well as giving rise to an instability of the blocking voltage known as voltage drift.

25 To avoid said disadvantages it becomes very important to reduce the field concentration, where the junction reaches the surface. Combined with efforts to passivate the surface of the component, measures are taken to flatten out the electric field at the surface e.g. by acting on how the pn

30 junction emerges at the surface. As an example it is known from silicon power components to lap (grind, sandblast, etch) the surface of the edge to a certain angle in relation to the pn junction to thereby flatten out the field. Another known technique is to gradually decrease the charge content

35 on the highly doped side of the junction, such that the charge content of the highly doped layer is reduced towards the outermost edge of the junction (so called Junction Termination Extension, JTE). The methods, known from silicon technology, used to achieve a JTE of an Si component are

airircuit or almost impossible to apply to components based on silicon carbide due to the great hardness of the material and extremely low diffusivity of proper SiC dopants. As an example, doping through diffusion is not feasible for SiC, 5 as diffusion coefficients are negligible below 2270 °K. Also, ion implantation of doping elements, a common technique when manufacturing Si components, is difficult to master and not yet fully developed for SiC. Hence, many of the problems reminiscent of those prevalent at the beginning 10 of the development of corresponding silicon components to be solved when developing semiconductor components from SiC have not been solved as yet for pn junctions in SiC.

High voltage diodes from 6H-SiC with epitaxially formed pn 15 and Schottky junctions have been made experimentally (see e.g. M. Bhatnagar and B. J. Baliga, IEEE Trans. Electron Devices, vol. 40, no. 3 pp 645 - 655, March 1993 or P. G. Neudeck, D. J. Larkin, J. A. Powell, L. G. Matus and C. S. Salupo, Appl. Phys. Lett. vol 64, No 11, 14 March 1994, pp 20 1386-1388). Some of the problems related to SiC devices have thus been solved, but no reliable solution to the problems connected with electric field concentration at the edges of the junction has been presented as yet.

25 The electric field may be reduced at the edge of the pn junction by applying a semi-isolating layer to the edge of the junction of an SiC component. Such a solution is described in document PCT/SE94/00482.

30 Any method or device to accomplish a semiconductor component corresponding to the principle of Junction Termination Extension at a pn junction composed of Si is not publicly known for a component, where SiC constitutes the base material of the junction. Solutions for arriving at SiC 35 components comprising pn junctions with JTEs are described in the unpublished patent application US 08/520 689, which is hereby included in this description by reference. The solutions described there involve stepwise decreasing charges of the JTE towards the edge of the JTE by use of an

etch down technique, epitaxial regrowth or ion implantation in order to control the surface doping and surface fields. The present invention aims at describing a voltage absorbing edge at a pn junction with a JTE structure of an SiC component where the pn junction has a planar structure.

5 The term SiC is used in the following text to refer to any of the principal crystal polytypes of this material known as 6H, 4H, 2H, 3C and 15R.

10

DESCRIPTION OF THE INVENTION

One aspect of the invention is composed of a planar structure semiconductor component, which comprises a pn junction, where both a p-conducting layer and an n-conducting layer of the pn junction constitute doped silicon carbide layers and where the edge of the higher doped conducting layer of the pn junction exhibits a charge profile with a stepwise or uniformly decreasing total charge and/or effective sheet charge density from an initial value at the periphery of a main junction area to a zero or almost zero total charge at the outermost edge of a junction extension following a radial direction from the central part of the main junction towards said outermost edge.

20 Other aspects of the invention further comprises methods for producing said SiC semiconductor component with said decreasing charge profile.

25

30 By manufacturing an SiC semiconductor component with the features described, the concentration of the electric field, when a high reverse voltage is applied to the pn junction, is eliminated as the electric field is flattened out along the extended edge termination. A low electric field in the lateral direction is achieved. Hence, the risk of a voltage breakdown at the edge of the main junction before a breakdown somewhere inside the bulk of the main junction is 35 reduced. By forming the edges of a pn junction of SiC

material with a structure similar to a Junction Termination Extension (JTE) of prior art silicon devices as described according to the invention, the reverse voltage over the junction may be considerably increased (3 times and more)

5 before a breakdown occurs, thus making it possible to produce an SiC pn junction with a JTE withstanding a reverse voltage of 4.5 kV or more.

Furthermore the reliability and long term stability are 10 improved. This is due to the reduction of the electric field in the SiC material at the periphery of the junction. The maximum surface electric field must be reduced by at least one order of magnitude as long as the passivation schemes known from Si technology are used. Taking the measures 15 relieves the stress inflicted on the passivation and isolation of the junction.

The SiC semiconductor component is manufactured according to 20 the invention by means of one of the alternative methods described below which have in common that the junction has decreasing total charge and/or effective sheet charge density towards the outer edge.

One way to arrive at a JTE with the properties wanted would 25 be to use ion implantation of the surface surrounding the edge of the main pn junction area in discrete steps by means of a lithography and masking technique, where zones surrounding each other and surrounding the defined main pn junction area, by means of ion implantation are doped to 30 have decreasing total charge and/or effective sheet charge density in the direction of the edge of the so formed JTE (Fig. 1). If this is done in discrete steps, each zone fully implanted to its wanted charge content, problems would arise with the alignment of the masks. Although a JTE would be 35 arrived at, misalignment of the masks between the steps of the procedure would cause a distribution of the electric field having peaks as shown in the example according to fig. 2, where the electric field peaks of a 2 μ m overlap of zones having 100 μ m width each is illustrated for a JTE of a

planar SiC pn junction developed by the said method. Similar field peaks will appear in the case of gaps between the zones being unimplanted due to mask misalignment.

5 A low lateral electric field at an interface of a JTE surface to a passivation layer is vital to the proper function of the JTE. Unnecessary electric field peaks may be detrimental to the short- and long-term stability of the component. Hence, one purpose of the invention is to
10 establish a component with a pn junction of SiC where electric field peaks between implanted zones of a JTE are reduced to a minimum.

15 A first method 1° of achieving the component according to the invention is arrived at by starting with a silicon carbide wafer of a planar structure comprising a doped layer of a first conducting type. On the plane surface of the wafer, a doped layer of a second conducting type is formed, for example by ion implantation. These two layers constitute the
20 defined working area of a pn junction, here called the main junction. A formation of a number of doped zones by means of ion implantation of the second conducting type at the surface of the wafer in its first conducting type region and surrounding the main junction is carried through. At first
25 the entire device area of the component including the prospective implanted zones is implanted to a dose determined. After this step the prospective outermost JTE zone is masked, whereupon the remaining unmasked area of the device is ion implanted, in that the second JTE zone from
30 the edge receives its proper dose. The masking and implantation process is then continued in the wanted number of steps until finally the region constituting the pn junction layer of the second conducting type is implanted to its final dose. By this method the main pn junction and the
35 JTE zones receive their respective doses by way of a procedure where the final dose of the respective zone is achieved by doses added during the consecutive steps of implantation. As a result each JTE zone will have a decreasing total charge and/or effective sheet charge

planar SiC pn junction developed by the said method. Similar field peaks will appear in the case of gaps between the zones being unimplanted due to mask misalignment.

- 5 A low lateral electric field at an interface of a JTE surface to a passivation layer is vital to the proper function of the JTE. Unnecessary electric field peaks may be detrimental to the short- and long-term stability of the component. Hence, one purpose of the invention is to
- 10 establish a component with a pn junction of SiC where electric field peaks between implanted zones of a JTE are reduced to a minimum.

A first method 1° of achieving the component according to 15 the invention is arrived at by starting with a silicon carbide wafer of a planar structure comprising a doped layer of a first conducting type. On the plane surface of the wafer, a doped layer of a second conducting type is formed, for example by ion implantation. These two layers constitute the 20 defined working area of a pn junction, here called the main junction. A formation of a number of doped zones by means of ion implantation of the second conducting type at the surface of the wafer in its first conducting type region and surrounding the main junction is carried through. At first 25 the entire device area of the component including the prospective implanted zones is implanted to a dose determined. After this step the prospective outermost JTE zone is masked, whereupon the remaining unmasked area of the device is ion implanted, in that the second JTE zone from 30 the edge receives its proper dose. The masking and implantation process is then continued in the wanted number of steps until finally the region constituting the pn junction layer of the second conducting type is implanted to its final dose. By this method the main pn junction and the 35 JTE zones receive their respective doses by way of a procedure where the final dose of the respective zone is achieved by doses added during the consecutive steps of implantation. As a result each JTE zone will have a decreasing total charge and/or effective sheet charge

planar SiC pn junction developed by the said method. Similar field peaks will appear in the case of gaps between the zones being unimplanted due to mask misalignment.

5 A low lateral electric field at an interface of a JTE surface to a passivation layer is vital to the proper function of the JTE. Unnecessary electric field peaks may be detrimental to the short- and long-term stability of the component. Hence, one purpose of the invention is to
10 establish a component with a pn junction of SiC where electric field peaks between implanted zones of a JTE are reduced to a minimum.

15 A first method 1° of achieving the component according to the invention is arrived at by starting with a silicon carbide wafer of a planar structure comprising a doped layer of a first conducting type. On the plane surface of the wafer, a doped layer of a second conducting type is formed, for example by ion implantation. These two layers constitute the 20 defined working area of a pn junction, here called the main junction. A formation of a number of doped zones by means of ion implantation of the second conducting type at the surface of the wafer in its first conducting type region and surrounding the main junction is carried through. At first 25 the entire device area of the component including the prospective implanted zones is implanted to a dose determined. After this step the prospective outermost JTE zone is masked, whereupon the remaining unmasked area of the device is ion implanted, in that the second JTE zone from 30 the edge receives its proper dose. The masking and implantation process is then continued in the wanted number of steps until finally the region constituting the pn junction layer of the second conducting type is implanted to its final dose. By this method the main pn junction and the 35 JTE zones receive their respective doses by way of a procedure where the final dose of the respective zone is achieved by doses added during the consecutive steps of implantation. As a result each JTE zone will have a decreasing total charge and/or effective sheet charge

density towards the edge of the junction in a proportion required to obtain a desired effect on the surface field. Of course it is as well possible to have the main junction masked all the time during the implantation steps for 5 forming the JTE. This may be preferred.

The method described can also be performed in a reversed way, in a method 2°. The area exposed to consecutive implantations is increased step-wise by extending the 10 opening of the implantation mask by removal of the inner regions of the mask, covering areas corresponding to prospective JTE zones, successively, such that the innermost zone is exposed for every new implantation step, while the outermost zone is only implanted once. The total charge 15 implanted will thus decrease towards the edge of the termination also in this example.

Due to the costs involved and the complexity of the process if many process steps are used, the methods disclosed so far 20 for realizing a JTE give rise to a limited number of discrete zones having different charge content and/or effective sheet charge density. Without the diffusion of dopants the disclosed methods will still suffer from nonhomogeneities in the charge distribution and as a 25 consequence peaks in the electric field distribution occur. Anyhow, said methods show a way of accomplishing JTEs of a pn junction for SiC. But for further reduction of the height of the peaks the number of discrete zones has to be increased. The effect of the number of zones on the field 30 reduction and field uniformity saturates, however, with an increasing number of zones. Method 1° and 2° described give an example of a self-aligning method as the linearisation of the mask between the implantation steps, where the final total charge and/or effective sheet charge density of each 35 JTE zone is built step by step, is not crucial using said methods, as would be the case if the JTE zones were implanted one by one in a single-step implantation procedure per JTE zone.

According to a third aspect of the invention, 3°, a method for establishing zones with a quasi-homogeneous decreasing total charge and/or effective sheet charge density towards the edge is disclosed. This is achieved by a single-step or 5 a multi-step ion implantation of the device, where the region of the prospective JTE is covered with a mask where discrete zones with decreasing total charge are formed by open holes, lines or curves of the mask in a pattern defining the areas of the JTE to be implanted in a proper 10 way. This may then be achieved by having greater areas of the openings or with openings much more dense in the innermost portion of the JTE compared to the condition at the edge of the JTE. Between these two limits the mask pattern is such that the areas exposed during the 15 implantation are evenly decreasing. A smooth change in the effective doping and resulting volume and surface fields is thus achieved. The electric field peaks at the boundaries of the small implanted zones are now of low values.

20 The advantages arrived at by an SiC component according to the invention are a realization of a reliable JTE notwithstanding a blocking voltage of more than 4.5 kV, and the component being characterized by a low surface field and a high immunity against surface charge.

25 The JTE as described above and as defined in the claims is capable of handling surface charge of both polarities up to a charge density of $2 \cdot 10^{12} \text{ cm}^{-2}$. Even higher densities of positive surface charge (for an n-type surface layer) can be 30 tolerated but will require a redesigning of the charge densities in the JTE zones. Basically the doping levels of the JTE zones will then have to be increased, which causes an increase of the characteristic sheet charge density Q_0 , which is the effective sheet charge density of the highest 35 doped JTE zone, where said charge density Q_0 has to be selected depending on the voltage for which the junction is designed.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 schematically describes a section through a pn junction of a planar semiconductor device on a wafer of SiC material where four zones have decreasing charge content and surround a p-doped anode to form a Junction Termination Extension, JTE, of said junction.

Figure 2 illustrates the electric field concentration laterally over the JTE for the four-zone JTE of fig. 1 produced without use of a self-aligning masking procedure.

Figure 3 shows the same electric field as that of fig 2, where one of the self-aligning methods 1° or 2° has been used to establish a four zone JTE.

Figures 4a - 4d show an example of the masking and implantation steps of forming a JTE according to the aspect of the invention, where method 2° is used.

Figure 5a shows an example of the relation between total charge content of the respective zone of the JTE of fig. 1, while fig 5b and fig 5c show the same relation for a two-zone JTE and a one-zone JTE respectively.

Figure 6a shows a radial cross section of an example of a JTE established by use of a masking and implantation procedure (method 3°), where the mask is designed to give rise to a decrease in the fraction of the area of the implanted zones per JTE unit area of the junction counted in the direction radially towards the edge of the termination.

Fig 6b illustrates the electric field concentration laterally over a JTE arrived at with a device according to fig. 6a.

DESCRIPTION OF EMBODIMENTS

The invention will be described in a number of embodiments with reference to the drawings.

5

Figure 1 illustrates an example of an SiC semiconductor device having a JTE according to the invention. The semiconductor is exemplified by a diode manufactured in SiC. The component of figure 1 is built on a substrate of SiC 10 consisting of a highly doped (n^+), n-conducting, layer 1 forming a cathode of the diode. On top of this n^+ -layer 1, a first lower doped (n^-), n-conducting, layer 2 is established. These two n-conducting layers 1, 2 compose a wafer of a first conducting type of SiC semiconducting 15 material. At the top of the lower doped n-conducting layer 2 an anode formed by a second, high doped, (p^+) p-conducting layer 3 is arranged facing the surface of the wafer, thus establishing a planar surface of the wafer. Contacts 6 and 7 are contacting the cathode and anode, respectively, of the 20 diode. The first layer (n-conducting) and the second layer (p-conducting) compose a pn-junction, where the interface between the first, n-conducting, layer 2 and the second, p-conducting, layer 3 define the working area of the pn-junction, here called the main junction, which as far as yet 25 described does not comprise any junction termination extension, JTE. In figure 1 is shown a pn junction with a four-zone JTE forming an extension of the main junction in the lateral direction, each zone 4a - 4d surrounding the second conducting layer 3 and being of the same conducting 30 type as the second conducting layer 3. The outermost zone 4d at its end outwards from the junction thus forming the outermost edge 5 of JTE. The charge content and/or the effective sheet charge density of the respective zone 4a - 4d is stepwise decreasing in the direction towards the JTE 35 edge 5.

The semiconducting pn junction of fig. 1 is, as an example, processed on a substrate of SiC consisting of a highly doped (n^+) n-conducting layer 1 and on top of said layer a lower

doped first, n-conducting, layer 2. These two n-conducting layers 1, 2 compose a planar wafer of the first conducting type, according to the example n-conducting, on which one or more pn junctions according to the invention can be built.

5 In a second stage a p-conducting highly doped second layer 3 is formed on the wafer by means of ion implantation technique, where e. g. Aluminium, Boron or Gallium could be used as implants. At the next stage the extension of layer 3 is defined by means of masking and ion implantation. Fig 4d

10 shows the first step of forming the JTE, where the entire area of the junction including the prospective JTE is implanted by a type of the suggested ions up to a dose needed to establish the charge content and/or the effective sheet charge density of the outermost zone, in this example,

15 said charge of zone 4d. The surface of the wafer outside the termination edge 5 is masked during this implantation step by a mask 10. At the next stage the mask 10 is extended to cover also the outermost zone 4d of the JTE, whereupon an implantation is carried out of the exposed area comprising

20 the anode and all the JTE zones uncovered with the dose wanted of the next to the outermost JTE zone, in this case zone 4c, to arrive at the charge content and/or the effective sheet charge density of said zone, this step being shown in figure 4c. The implantation procedure is repeated

25 in this way until all JTE zones 4a - 4d have been implanted, the steps of the procedure being illustrated in figures 4a - 4d.

30 The JTE of fig. 1 may be processed in another way, where the self-aligned implantation of the zones establishing the JTE is accomplished by a reverse procedure with the one outlined. In this case a mask 10 is covering the area outside the anode, which may be implanted as a first step. As the second step the mask is removed from the area, where

35 the first JTE zone 4a is to be established, whereupon an implantation of the wanted implant is once again carried out. In this way, the area of the surface of the device is increased in steps and exposed to implantation such that zones 4a - 4d in the lateral direction outwards from the

anode are formed having stepwise decreasing charge densities. The mask 10 may be etched away step by step, or as an alternative the mask may be removed and the device remasked for each process step. The process is illustrated 5 by figures 4a to 4d in succession.

In both methods described above the anode 3 may preferably be masked and not implanted during the processing of the JTE zones.

10

In a preferred embodiment the effective sheet charge density of each JTE zone 4a - 4d is expressed by the relation

$$Q_1:Q_2:Q_3:Q_4 = 100:75:50:25-30$$

15

where Q_1 denotes the effective sheet charge density of the innermost zone of the JTE, Q_2 the next to the innermost zone 4b and so on. The value 100 denotes the charge density in the zone with the highest doping in the JTE with a four zone 20 embodiment. The value 100 also corresponds to a doping such that the zone with this charge density is completely depleted at full design voltage. This charge density is called the characteristic charge density Q_0 and is expressed in Coulombs/cm².

25

For a two zone JTE the relation is expressed as $Q_1: Q_2 = 100:50$, while the effective sheet charge density of a one zone JTE is 50 - 60 % of the characteristic sheet charge density Q_0 .

30

These listed values for the sheet charge densities of the different zones of the JTE are preferred values. Generally for a four zone JTE the charge densities may be varied according to the intervals of the relation

$$Q_1:Q_2:Q_3:Q_4 = 100:(60-85):(40-60):(15-40)$$

With other alternative number of zones:

three zones: $Q_1:Q_2:Q_3 = 100:(50-85):(25-60)$

two zones: $Q_1:Q_2 = 100:(40-60)$

one zone: $Q_1 = (40-70)$

Another embodiment of a semiconductor having a JTE according to the invention is shown in fig. 6a. A radial cross section through a pn junction of an SiC semiconductor showing a profile of the JTE of said junction is illustrated. The structure of the pn junction is of the same type as discussed above in relation to figure 1. In this case, however the JTE has a different structure. On top of the lower doped n-conducting layer 2 an anode formed by a second, highly doped, (p⁺) p-conducting layer 3 is arranged facing the surface of the wafer, thus establishing a planar surface of the wafer. The first n-conducting layer 2 and the second, p-conducting, layer 3 compose a pn-junction, where the interface between the first, n-conducting, layer 2 and the second, p-conducting, layer 3 define the working area of the pn-junction. Surrounding the pn junction is a JTE comprising a number of spots 11 being of the same conducting type as layer 3 of the pn junction. The effective surface charge density in charge per cm² given by these spots 11 is decreasing in the direction outwards from the pn junction to the edge 5 of the JTE. This may be achieved in different ways. The areas of the spots may be smaller towards the edge or as another example, the distance between the spots may be greater towards the edge 5, the distance between the spots may be greater towards the edge 5, the charge content of the spots can be varied or a combination of these different measures applied. All measures taken with the aim of approximating an effective surface charge profile resulting in a desired flat electric field distribution along the extended termination. Fig 6b shows an example of the electric field distribution in the lateral direction over the JTE profile.

The processing of the JTE of the embodiment shown in fig. 6a is accomplished in a way similar to the earlier disclosed methods 1° and 2°. As an example, the semiconductor is processed on a substrate of SiC consisting of a highly doped (n⁺), n-conducting, layer 1 and on top of said layer a lower doped first, n-conducting, layer 2. These two n-conducting

layers 1, 2 compose a planar wafer of the first conducting type, according to the example n-conducting, on which one or more pn junctions according to the invention can be built. In a second stage a p-conducting high doped second layer 3

5 is formed on the wafer by means of ion implantation technique, where e. g. Aluminium, Boron or Gallium could be used as implants. At the next stage a mask (13) with a design defining the areas and positions of the spots 11 by means of holes (12) is arranged on the wafer such that the

10 mask (13) is covering the areas of the prospective JTE between the spots. The wafer is then implanted by a type of the suggested ions up to a dose needed to establish the wanted charge content of the spots exposed to the radiation. The surface of the wafer outside the termination edge 5 is

15 masked during this implantation step. Preferably the implantation is carried out in one step, but several steps of implantation are, of course, also possible. An annealing step following the implantation of the zones on the will create an even better distribution of the charges between

20 the implanted spots. For example using Boron as an implant, to utilize the benefit of a small occurring diffusion is a way to further improve the process.

A relatively smoothly varying surface charge profile can be

25 obtained by this method, where a charge profile with the flat distribution of the electric field at the surface as shown in figure 6b is achieved.

The implantation performed to achieve the object of the

30 invention during the different steps is such that damage to the SiC crystal structure is avoided.

CLAIMS

1. A semiconductor component comprising a pn junction, where both a first conducting type (n) layer and a second 5 conducting type (p) layer of the pn junction constitute doped layers of silicon carbide (SiC), the edge of at least one of said layers being provided with an edge termination (JTE), characterized in that the edge termination (JTE) encloses stepwise or continuously decreasing total charge 10 towards the outer border of the termination.
2. A semiconductor component of planar structure comprising a pn junction, where both a first conducting type (n) layer and a second conducting type (p) layer of the pn 15 junction constitute doped layers of silicon carbide (SiC), characterized in that the edge of the higher doped of said layers being provided with an edge termination (JTE), where the edge termination (JTE) discloses stepwise or continuously decreasing total charge and/or decreasing 20 effective sheet charge density of the same conducting type as said higher doped layer towards the outer border of the termination.
3. A semiconductor component according to claim 2, 25 characterized in that the semiconductor comprises a wafer of a first conducting type (1, 2) having a low doped layer (2) at its surface and implanted into a limited area of said surface of the wafer a high doped layer (3) of the second conducting type, said low doped layer (2) and said high 30 doped layer (3) forming said pn junction, said pn junction laterally surrounded by said termination extension (JTE) having zones of the second conducting type (4a - 4d, 11), the total charge of said zones being of such values or the areas of said zones being of such areas that the charge 35 content of the junction termination extension (JTE) is decreasing towards the edge (5) of said termination (JTE).
4. A semiconductor component according to claim 3, characterized in that the semiconductor comprises JTE-

zones (4a - 4d) of a number equal to or greater than one and the zones contacting each other.

5. 5. A semiconductor component according to claim 3, characterized in that the semiconductor comprises in the JTE region discrete zones (11) of said second conducting type, where the areas of said zones are smaller towards the edge (5) of the JTE.
- 10 6. A semiconductor component according to claim 3, characterized in that the semiconductor comprises in the JTE region discrete zones (11) of said second conducting type, where the distance between said zones are longer towards the edge (5) of the JTE.
- 15 7. A semiconductor component according to claim 3, characterized in that the semiconductor comprises in the JTE region discrete zones (11) of said second conducting type, where the total charge and/or the effective sheet charge density of said zones are decreasing towards the edge (5) of the JTE.
- 20 8. A semiconductor component according to claim 3, characterized in that the semiconductor comprises JTE-zones (4a - 4d) of a number equal to or greater than one, the effective sheet charge density relations of said zones being for an embodiment with
 - one zone $Q_1 = (40-70)$
 - two zones $Q_1:Q_2 = 100:(40-60)$
 - three zones $Q_1:Q_2:Q_3 = 100:(50-85):(25-60)$
 - four zones $Q_1:Q_2:Q_3:Q_4 = 100:(60-85):(40-60):(15-40)$,where the value 100 corresponds to the characteristic sheet charge density Q_0 .
- 35 9. Method of manufacturing a semiconductor component comprising a planar structure pn junction, where both a lower doped first conducting type layer (2) and higher doped second conducting type layer (3) forming the pn junction constitute doped layers of silicon carbide (SiC), the edge.

17

of the higher doped layer to be provided with an edge termination (JTE), characterized in that on a silicon carbon wafer (1, 2) comprising a lower doped layer (2) of the first conducting type at the wafer surface and having an 5 anode (3) layer of the second conducting type at the surface of and immersed into said wafer, said lower doped layer (2) and said anode (3) forming a pn junction of planar structure, the method comprising forming a junction termination extension (JTE) surrounding the anode (3) by 10 means of masking the area of the wafer adjacent a prospective first zone (4a) not to be implanted and implantation of the exposed area of the wafer with an implant, thus forming a first JTE zone (4a) of the second conducting type.

15

10. Method according to claim 9, characterized in that an area adjacent the first zone (4a) is demasked, whereupon the exposed area is implanted with said implant to form a second JTE zone (4b).

20

11. Method according to claim 9, characterized in that consecutive areas adjacent the first zone (4a) is demasked step by step, where areas exposed are implanted after each demasking step for forming consecutive JTE zones (4a - 4d) 25 with diminishing total charge content.

12. Method according to claim 9, 10 or 11, characterized in that the implant used to form JTE zones (4a - 4d) of p-conducting type is Aluminium, Bor or Gallium, while the 30 implant used to form JTE zones (4a- 4d) of n-conducting type is Nitrogen.

13. Method of manufacturing a semiconductor component comprising a planar structure pn junction, where both a 35 lower doped first conducting type layer (2) and higher doped second conducting type layer (3) forming the pn junction constitute doped layers of silicon carbide (SiC), the edge of the higher doped layer to be provided with an edge termination (JTE), characterized in that on a silicon







carbon wafer (1, 2) comprising a lower doped layer (2) of the first conducting type at the wafer surface and having an anode (3) layer of the second conducting type at the surface of and immersed into said wafer, said lower doped layer (2) and said anode (3) forming a pn junction of planar structure, the method comprises forming a junction termination extension (JTE) surrounding the anode (3) by means of masking the area of the wafer outside the anode (3) with a hole (12) patterned mask (13) and implantation of the areas of the wafer exposed by the holes (12) in the mask (13) with an implant, thus forming spots (11) of the second conducting type at the surface of the wafer, constituting a JTE having diminishing charge content in a radial direction away from the anode (3).

15 14. Method according to claim 13, characterized in that said implantation is performed with a mask (13) designed to have decreasing hole (12) areas in a radial direction outwards from the anode (3).






20 15. Method according to claim 13, characterized in that said implantation is performed with a mask (13) designed to have holes (12), where the distances between said holes (12) are increasing in a radial direction outwards from the anode 25 (3).

16. Method according to claim 13, characterized in that said implantation is performed with a mask (13) designed to have holes (12), where the dose of the implant is reduced 30 towards the edge (5) of the termination.

1/2



2/2



PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ :		(11) International Publication Number:	WO 98/02924
H01L 29/24, 29/06, 21/329, 23/60		A3	(43) International Publication Date: 22 January 1998 (22.01.98)
<p>(21) International Application Number: PCT/SE97/01157</p> <p>(22) International Filing Date: 27 June 1997 (27.06.97)</p> <p>(30) Priority Data: 08/683,059 16 July 1996 (16.07.96) US</p> <p>(71) Applicant (for all designated States except US): ABB RESEARCH LTD. [CH/SE]; Asea Brown Boveri AB, Patent, S-721 78 Västerås (SE).</p> <p>(72) Inventors; and</p> <p>(75) Inventors/Applicants (for US only): BAKOWSKI, Mietek [SE/SE]; Fågelbergsvägen 8, S-730 50 Skutluna (SE). GUSTAFSSON, Ulf [SE/SE]; Ekholmsvägen 84 A, S-589 25 Linköping (SE). ROTTNER, Kurt [DE/SE]; Langelands-gatan 12, S-164 43 Kista (SE). SAVAGE, Susan [GB/SE]; Vallmovägen 9, S-176 74 Järfälla (SE).</p> <p>(74) Agent: LUNDBLAD VANNESJÖ, Katarina; Asea Brown Boveri AB, Patent, S-721 78 Västerås (SE).</p>		<p>(81) Designated States: JP, US, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).</p> <p>Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</p> <p>(88) Date of publication of the international search report: 5 March 1998 (05.03.98)</p>	
<p>(54) Title: SiC SEMICONDUCTOR DEVICE COMPRISING A pn JUNCTION WITH A VOLTAGE ABSORBING EDGE</p>			
<p>(57) Abstract</p> <p>A semiconductor component and a method for processing said component, which comprises a pn junction, where both the p-conducting (3) and the n-conducting layers (2) of the pn junction constitute doped silicon carbide layers and where the edge of the higher doped conducting layer of the pn junction exhibits a charge profile with a stepwise or uniformly decreasing total charge or effective surface charge density from the initial value at the main pn junction to a zero or almost zero total charge or charge density at the outermost edge of the junction following a radial direction from the central part of the junction towards the outermost edge.</p>			

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	CR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IZ	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon	KR	Republic of Korea	PL	Poland		
CN	China	KZ	Republic of Kazakhstan	PT	Portugal		
CU	Cuba	KZ	Kazakhstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LJ	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE 97/01157

A. CLASSIFICATION OF SUBJECT MATTER

IPC6: H01L 29/24, H01L 29/06, H01L 21/329, H01L 23/60
According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC6: H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

DIALOG: 2, 350, 351, 434

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
P,X	WO 9708754 A2 (ASEA BROWN BOVERI AB), 6 March 1997 (06.03.97), see the whole document	1
P,Y	--	2-16
X	WO 9603774 A1 (SIEMENS AKTIENGESELLSCHAFT), 8 February 1996 (08.02.96), page 14, line 16 - page 15, line 34; page 17, line 1 - line 21, figure 4, abstract	1-4,9,10,13
Y	--	5-8,11,12, 14-16

 Further documents are listed in the continuation of Box C. See patent family annex.

- * Special categories of cited documents:
- "A" document defining the general state of the art which is not considered to be of particular relevance
- "B" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed
- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- "&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
20 January 1998	26.01.1998
Name and mailing address of the ISA/ Swedish Patent Office Box 5055, S-102 42 STOCKHOLM Facsimile No. + 46 8 666 02 86	Authorized officer Pär Moritz Telephone No. + 46 8 782 25 00

INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE 97/01157

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 4927772 A (STEPHEN D. ARTHUR), 22 May 1990 (22.05.90), figures 2-4, abstract	2-9,13-16
A	--	1,10-12
A	US 5233215 A (BANTVAL J. BALIGA), 3 August 1993 (03.08.93), figure 4, abstract	1-16
A	--	
Y	US 4672738 A (REINHARD STENGL ET AL), 16 June 1987 (16.06.87), see the whole document	2-9,13-16
A	--	1,10-12
A	--	
Y	US 4667393 A (GUISEPPE FERLA ET AL), 26 May 1987 (26.05.87), figure 4, see the whole document	10-12
A	--	1-9,13-16

INTERNATIONAL SEARCH REPORT
Information on patent family members

07/01/98

International application No.
PCT/SE 97/01157

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
WO 9708754 A2	06/03/97	NONE		
WO 9603774 A1	08/02/96	CA 2195987 A		08/02/96
		EP 0772889 A		14/05/97
US 4927772 A	22/05/90	DE 69027630 D, T		13/02/97
		EP 0400934 A, B		05/12/90
		JP 3094469 A		19/04/91
US 5233215 A	03/08/93	AU 4528993 A		04/01/94
		EP 0645052 A		29/03/95
		JP 7507661 T		24/08/95
		WO 9326047 A		23/12/93
US 4672738 A	16/06/87	EP 0176778 A, B		09/04/86
		SE 0176778 T3		
		JP 1881234 C		21/10/94
		JP 61084830 A		30/04/86
US 4667393 A	26/05/87	FR 2569495 A		28/02/86
		GB 2163597 A		26/02/86
		JP 2075646 C		25/07/96
		JP 7093312 B		09/10/95
		JP 61059868 A		27/03/86